write_rtlil - write design to RTLIL file#

yosys> help write_rtlil#
write_rtlil [filename]
Write the current design to an RTLIL file. (RTLIL is a text representation
of a design in yosys's internal format.)
-selected
only write selected parts of the design.