Hide navigation sidebar

Hide table of contents sidebar

Skip to content

Toggle site navigation sidebar

YosysHQ Yosys 0.59 documentation

Toggle table of contents sidebar

Yosys (index)
What is Yosys
Getting started with Yosys
Toggle navigation of Getting started with Yosys
Using Yosys (advanced)
Toggle navigation of Using Yosys (advanced)
- Synthesis in detail
  Toggle navigation of Synthesis in detail
- More scripting
  Toggle navigation of More scripting
- Minimizing failing (or bugged) designs
- Notes on Verilog support in Yosys
- Scripting with Pyosys
Yosys internals
Toggle navigation of Yosys internals
- Internal flow
  Toggle navigation of Internal flow
- Internal formats
  Toggle navigation of Internal formats
  - The RTL Intermediate Language (RTLIL)
- Working with the Yosys codebase
  Toggle navigation of Working with the Yosys codebase
- Techmap by example
- Hashing and associative data structures in Yosys

Appendix

A primer on digital circuit synthesis
RTLIL text representation
Auxiliary libraries
Auxiliary programs
Literature references
Internal cell library
Toggle navigation of Internal cell library
- Word-level cells
  Toggle navigation of Word-level cells
- Gate-level cells
  Toggle navigation of Gate-level cells
- Cell properties
Command line reference
Toggle navigation of Command line reference
- Yosys environment variables
- Reading input files
- Writing output files
- Yosys kernel commands
- Formal verification
- Passes
  Toggle navigation of Passes
- Technology libraries
  Toggle navigation of Technology libraries
- Internal commands for developers
- Writing command help

Toggle table of contents sidebar

Other commands¶

Unknown source location

Copyright © 2025 YosysHQ GmbH

Made with Sphinx and @pradyunsg's Furo

YosysHQ

Docs
Blog
Website