proc_mux - convert decision trees to multiplexers

yosys> help proc_mux

proc_mux [options] [selection]

This pass converts the decision trees in processes (originating from if-else
and case statements) to trees of multiplexer cells.

-ifx

Use Verilog simulation behavior with respect to undef values in
'case' expressions and 'if' conditions.